Cadence 4nm 112G-ELR SerDes PHY IP Demonstration - DesignCon 2023

(1:14)

Cadence 4nm 112G-ELR SerDes PHY IP Demonstration - OFC 2023

(2:45)

Almost any chip designed in the world is done so with Cadence software, says CEO Anirudh Devgan

(3:29)

Cadence Cerebrus ML Flow Optimization Delivers Better PPA for Latest Samsung Advanced Nodes

(2:44)

Cadence 112G Extended Long-Reach SerDes IP Live Demonstrations - DesignCon 2022

(2:17)

Cadence 112G-LR PHY IP Demonstration

(4:52)

Cadence and Arm Collaborate to Reduce Automotive Arm-Based SoC Time-to-Market

(2:42)

Cadence IP for CXL Interop Demonstration

(5:13)

Whiteboard Wednesdays - Cadence Unveils 112G Long-Reach SerDes IP in 7nm Technology

(6:15)

Cadence Cerebrus Intelligent Chip Explorer Automated ML Chip Design Technology Overview

(5:1econd)

Cadence’s Silicon Proven UCIe IP in TSMC 3nm

(3:19)

The Cadence HBM3e Solution at 12.4Gbps

(2:44)

Arm and Cadence Speed Up Safety Process with FMEDA-Driven Methodology for Automotive IPs and SoCs

(5:17)

Even Better—Together. Cadence Learning and Support

(1:24)